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Abstract—In dc microgrids, droop control is widely employed
in power converters interfacing distributed energy resources and
common dc bus for automatic power sharing. In order to limit the
dc bus voltage variations even during load transient conditions, it
is necessary to shape the output impedance of droop-controlled
converters to be always lower than the dc resistive value. A
commonly used way is to install bulky output capacitance, which
not only increases the system cost, size and weight, but also
generates higher short-circuit fault currents. In order to avoid
large output capacitance, this paper proposes a design approach
for droop-controlled converters, including the selection criterion
of the output capacitance and the design of the droop coefficient.
Herein, the required output capacitance is calculated based on
the dc droop coefficient and the voltage control bandwidth. The
droop coefficient is designed as a frequency-dependent term
instead of a constant value. As a result, resistive-capacitive
output impedance can be obtained with a much smaller output
capacitance. The proposed design strategy is applied to buck and
boost converters and validated by experimental results performed
on a buck-based and a boost-based dc microgrid prototype,
respectively.
Index Terms—DC microgrids; droop control; design guideline;
resistive-capacitive output impedance; reduced output capaci-
tance.
I. INTRODUCTION
DISTRIBUTED Energy Resources (DERs) such as photo-voltaic and energy storage systems have seen a vigorous
development in recent years. Various DERs can be grouped
in the form of dc microgrids together with local customer
loads [1], as shown in Fig. 1. Droop control is a decentralized
control strategy widely used in dc microgrids, allowing propor-
tional power sharing among parallel DER converters without
communication [2], [3]. Based on droop control, the static dc
bus voltage varies in an allowable range according to load
conditions, that is, the bus voltage stays at a high level with
light load while it stays at a low level with heavy load.
The performance of basic droop method has been studied
and improved in different respects [4]. By adjusting the droop
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Fig. 1. An example of dc microgrid.
coefficients and the voltage set points through secondary
control, the dc bus voltage can be restored to its nominal
value and power sharing can be guaranteed regardless of cable
impedance [5], [6]. Coordinated power management among
DERs with different characteristics is also investigated. For
instance, to balance the State-of-Charge (SoC) of batteries,
batteries with higher SoC should deliver more power or absorb
less power. [7], [8]. Additionally, in order to supply a reliable
bus voltage to customer loads, it is essential to attain tight dc
bus voltage regulation when facing load variations, which is
the focus of this paper.
The behavior of bus voltage under load changes can be
reflected by the total dc bus impedance. In general, the dc
bus impedance is dominated by the output impedance of
source converters [9], i.e., droop-controlled DER converters.
The output impedance of a droop-controlled DER converter is
determined by the droop resistance rd at low frequency and
by the output capacitance Co at high frequency. At medium
frequency, the output impedance depends on many factors
like the control performance and may exhibit different shapes.
The desired output impedance is purely resistive at low and
medium frequency and is capacitive at high frequency, as
shown in Fig. 2(a). In this case, when there is a nominal
step change in the output current, the output voltage smoothly
slides to a new level, holding the first-order low-pass char-
acteristic, as illustrated in Fig. 2(b). However, the typical
output impedance may present higher magnitude at medium
frequency than rd [10], [11], as depicted in Fig. 2(a). As a
result, a step change of the output current, which contains
medium-frequency disturbances, leads to dynamic voltage
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Fig. 2. (a) The output impedance Zoc(s) of a droop-controlled DC/DC DER
converter. (b) The associated output voltage variations under nominal load
step changes.
variation which is greater than the static voltage change, as
highlighted in Fig. 2(b). Obviously, the output voltage exceeds
the upper/lower limitations during transient.
To suppress the magnitude of output impedance, a straight-
forward solution is to choose relatively bulky output capacitors
for DER converters [12]. By doing so, even at medium
frequency, the output impedance is dominated by the output
capacitance, obtaining the desired shape. Consequently, the
dc bus voltage is so stiff that the bus voltage sags and surges
during load changes are small enough or even negligible. Ob-
viously, large output capacitance increases the system weight
and size, which is critical in applications like aircrafts and
ships [13]. Moreover, massive output capacitance means a
great amount of energy stored on the bus. In case of a dc
bus short-circuit fault, a high fault current can be generated,
which makes fault isolation difficult [14].
Besides of hardware modifications, the output impedance
can be also shaped by means of control solutions. In [15]
and [16], an additional output voltage feedback path is added
for the voltage control loop according to Mason’s gain for-
mula, so that the output impedance can be effectively shaped
while preserving the voltage loop bandwidth. Voltage reg-
ulator modules, which are mainly buck converters serving
as power supplies for microprocessors, are designed to have
almost constant output impedance by means of tuning the
parameters of voltage regulators [17]–[19]. In addition, the
so-called Virtual-Capacitor (VC) control, which is also named
as integral droop control or virtual inertia control, is capable
of providing virtual output capacitance for converters, thus
diminishing the peak of output impedance [20]–[26]. The VC
control is basically realized by an output current feedback
path through an integral gain. The functions of this approach
include mitigating the harmonics in output currents/voltages of
inverters [21], [22], enhancing the system damping and stabil-
ity [23], and smoothing the output power flow of devices like
batteries [24]–[26]. Combing the concept of VC control, an
admittance-type droop controller is proposed in [27], achieving
resistive-capacitive output impedance. However, this controller
is developed for specific converters with LC output filters
(like buck converters). Also, the design of virtual capacitance
and the selection criterion for the physical output capacitance
are still missing. Recently, a design guideline for buck-type
droop-controlled converters is presented in [28] to accomplish
resistive-capacitive output impedance, including the design of
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Fig. 3. Simplified diagram of the output impedance of droop-controlled
converters to select proper output capacitance. (a) With inadequate output
capacitance; (b) With reasonable output capacitance.
output capacitance and droop control parameters.
This paper, as an extension of [28], generalizes the an-
alytical derivation, further simplifies the design of droop
impedance to a uniform shape, and performs additional exper-
iments on a boost-based dc microgrid prototype. The objective
is to achieve resistive-capacitive output impedance without
using large output capacitance. The main contributions can
be summarized as:
1) the design methodology for droop controllers is proposed,
so that resistive-capacitive output impedance can be ob-
tained on a general DC/DC converter;
2) a simplified version of the proposed design method is
introduced, which has a uniform format regardless of
converter topologies, easing the procedure of implemen-
tation;
3) the selection criterion of the output capacitance of droop-
controlled converters is provided.
The remainder of this paper is organized as follows. Sec-
tion II gives the selection criterion of the output capaci-
tance. Section III analyzes the output impedance of a general
droop-controlled DER converter and introduces the design
method for droop controllers to attain resistive-capacitive
output impedance. Further, the design method is simplified, so
that it is independent of converter topologies. In Section IV,
the feasibility of proposed design method is validated by
experimental results referring to a buck-based and a boost-
based dc microgrid prototype.
II. SELECTION OF OUTPUT CAPACITANCE
This section provides an initial estimation of the output ca-
pacitance, by investigating the effect of the output capacitance
on the output impedance.
In order to choose a reasonable output capacitance, the sim-
plified shape of output impedance Zoc(s) is studied. Fig. 3(a)
presents the diagram of Zoc(s) with inadequate output capac-
itance. The structure of Zoc(s) can be roughly divided into
three parts. Well below the output voltage control bandwidth
fv , Zoc(s) can be shaped to be rd by means of control methods
[29]. When the frequency approaches the control bandwidth,
Zoc(s) becomes closer to the open-loop output impedance,
and its magnitude rises gradually until dominated by 1/sCo
at high frequency. As can be observed, Zoc(s) is lower than rd
again when the frequency is over fint, which is the intersection
frequency of 1/sCo and rd:
fint = 1/(2pi ·Co · rd) (1)
To have resistive-capacitive output impedance, the output
capacitance should be selected in such a way that fint matches
fv , as illustrated in Fig. 3(b). Thus, the value of the output
capacitance Co can be expressed as:
Co = 1/(2pi · rd · fv) (2)
This equation is easy to understand. For a converter with a
certain power capacity, a smaller rd means a narrower voltage
tolerance band, which, in turn, requires larger Co and higher
fv . In practical design, the voltage control bandwidth fv can
be firstly estimated according to system parameters such as
the switching frequency and the control delay. Afterwards,
the output capacitance Co can be calculated by (2). It should
be noticed that the output capacitance is obtained based on
the simplified output impedance and is not highly accurate,
so it can be adjusted accordingly in the following design
procedures. Nevertheless, it could still facilitate the design
process.
III. DESIGN OF DROOP CONTROLLER
After having an initial value for the output capacitance, the
power stage of a DER converter is already settled. Then, let
us move to the design of the droop controller.
The control scheme of a general droop-controlled DC/DC
converter is shown in Fig. 4(a). The droop controller consists
of an inductor current loop, an output voltage loop, and a
droop loop. It is worth mentioning that the implementation
of droop control strategy can be categorized into two types,
the voltage-current (V-I) droop and the current-voltage (I-V)
droop [30]–[32]. The V-I droop method generates the output
voltage reference v∗o based on the sampled output current io
and the droop coefficient. The I-V droop control calculates the
output current reference i∗o according to the measured output
voltage vo and the droop coefficient. In this paper, only the
design methodology for the V-I droop approach is analyzed.
In terms of the controller design, in general, based on
the required crossover frequencies and stability margins, the
current regulator Gi(s) can be designed firstly, followed by the
voltage regulator Gv(s) [33]. PI controllers are usually used
for Gi(s) and Gv(s) to zero steady-state errors. At the end,
the droop loop is closed to set the output voltage reference
v∗o :
v∗o = V0 − io ·Zd(s) (3)
where V0 is the output voltage set point under no load condi-
tion and Zd(s) is the generalized droop impedance. The design
method of the droop controller is straightforward. Firstly, on
the basis of the small-signal model of the droop-controlled
converter, the transfer function of the closed-loop output
impedance Zoc(s) is derived, which can be regarded as a
function of Zd(s). Then, by solving the equation Zoc(s) = rd,
Zd(s) can be deduced.
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Fig. 4. A general droop-controlled DC/DC converter. (a) The control scheme.
(b) The linearized model. The power stage is represented by blocks inside the
dashed rectangle.
A. Proposed droop impedance
Under an operation condition, the power stage of the droop-
controlled converter can be linearized as:
iˆl = Gid(s) · dˆ+Giio(s) · iˆo (4)
vˆo = Gvd(s) · dˆ− Zo(s) · iˆo (5)
where the diacritic mark ˆ indicates the ac small-signal, Gid(s)
is the transfer function from dˆ to iˆl, Giio(s) is the transfer
function from iˆo to iˆl, Gvd(s) is the transfer function from
dˆ to vˆo, and Zo(s) is the open-loop output impedance. By
substituting dˆ with iˆl and iˆo, (5) can be rewritten as:
vˆo =
Gvd(s)
Gid(s)
· iˆl +
[
−Zo(s)− Gvd(s) ·Giio(s)
Gid(s)
]
· iˆo
= Gvi(s) · iˆl +Gvio(s) · iˆo
(6)
Finally, the power stage can be represented by (4) and (6).
The resulted linearized control block diagram of the droop-
controlled converter is displayed in Fig. 4(b).
For the current loop, its open-loop transfer function Ti(s)
and its closed-loop transfer function TiCL(s) are given as:
Ti(s) = Gi(s) ·Gdelay(s) ·Gid(s) (7)
TiCL(s) = Ti(s)/[1 + Ti(s)] (8)
For the voltage loop, its open-loop transfer function Tv(s) and
its closed-loop transfer function TvCL(s) are given as:
Tv(s) = Gv(s) ·TiCL(s) ·Gvi(s) (9)
TvCL(s) = Tv(s)/[1 + Tv(s)] (10)
With the current loop, the voltage loop, and the droop loop
closed, the output impedance Zoc(s) can be deduced as:
Zoc(s)=− vˆo(s)
iˆo(s)
∣∣∣∣
Vˆ0=0
=
Zd(s)Tv(s)−Giio(s)Gvi(s)/[1+Ti(s)]−Gvio(s)
1 + Tv(s)
(11)
Since the open-loop output impedance Zo(s) can be expressed
as:
Zo(s)=− vˆo(s)
iˆo(s)
∣∣∣∣
dˆ=0
=−Gvio(s)−Giio(s)Gvi(s) (12)
(11) can be rewritten as:
Zoc(s)=Zd(s)TvCL(s)+
Zo(s) +Giio(s)Gvi(s)TiCL(s)
1 + Tv(s)
=Zo(s)[1−TvCL(s)] +
[
Zd(s)+
Giio(s)
Gv(s)
]
TvCL(s)
(13)
It can be inferred from (13) that, in order to achieve
resistive output impedance at low and medium frequency [i.e.,
Zoc(s)=rd], control parameters should be carefully designed.
For simplicity, this paper performs on the droop impedance
Zd(s), but one can also select the voltage regulator Gv(s)
as the tuning target, as was done in [17]. Herein, the droop
impedance Zd(s) should be designed as:
Zd(s)=rd/TvCL(s)−Zo(s)/Tv(s)−Giio(s)/Gv(s) (14)
where rd is the droop resistance. Within the voltage control
bandwidth ωv (i.e., ω < ωv), TvCL(jω) and TiCL(jω) can be
approximately considered as a unit gain. Hence, combining
(9) and (12), (14) can be simplified as:
Zd(jω)≈rd+Gvio(jω)+Giio(jω)Gvi(jω)
Gv(jω)Gvi(jω)
−Giio(jω)
Gv(jω)
=rd+
Gvio(jω)
Gv(jω)Gvi(jω)
, ω < ωv
(15)
It can be found that Zd(s) is related not only to rd but also to
Gvio(s), Gvi(s) and the voltage regulator Gv(s). Therefore,
Zd(s) depends on the topology of DER converters due to the
presence of Gvio(s) and Gvi(s).
To numerically verify the feasibility of the proposed design
method, two representative examples of DC/DC DER convert-
ers are studied herein: a buck-type converter and a boost-type
converter. It should be noted that this design method is generic
and it can be also applied to other converters like buck-boost,
Cuk, Sepic, and Zeta.
1) Buck-type converter: The control scheme of a buck-type
droop-controlled DER converter is shown in Fig. 5. Under an
operation point, the linearized equations of the buck converter
are given as follows:
sL · iˆl = Vin · dˆ− vˆo (16)
sCo · vˆo = iˆl − iˆo (17)
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Fig. 5. Control scheme of an example buck-type droop-controlled converter.
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Fig. 6. Bode diagram of the output impedance Zoc(s) of the buck-type
droop-controlled converter shown in Fig. 5, using different Zd(s). With the
proposed Zd(s) [see (20)], resistive-capacitive output impedance is achieved.
Then, by combining (16) and (17), the state variables iˆl and
vˆo can be expressed as:
iˆl =
sCoVin
s2LCo + 1︸ ︷︷ ︸
Gid(s)
· dˆ+ 1
s2LCo + 1︸ ︷︷ ︸
Giio (s)
· iˆo (18)
vˆo = 1/sCo︸ ︷︷ ︸
Gvi(s)
· iˆl + (−1/sCo)︸ ︷︷ ︸
Gvio (s)
· iˆo (19)
The entire block diagram of the linearized droop-controlled
buck converter is displayed in Fig. 4(b).
The system parameters used in this example are: Vin =
380V, Vo = 200V, Pn = 3kW, L = 1.6mH, Co = 200µF,
fs = 12.5 kHz, rd = 1.33V/A. As discussed in Section II,
the output capacitance Co can be selected based on the voltage
control bandwidth fv and the droop resistance rd. For example,
fv herein is expected to be 600Hz, which is 1/20 of the
switch frequency fs, so Co is calculated as 200µF according
to (2). Based on these parameters, the current loop Ti(s)
[see (7)] and the voltage loop Tv(s) [see (9)] are designed
to have zero crossings at 1.2 kHz and 600Hz, respectively.
It is worth mentioning that the voltage control bandwidth is
exactly designed at its expected value. As for the droop loop,
the design of Zd(s) follows (15), resulting in:
Zd(s) = rd − 1/Gv(s) (20)
The bode diagram of Zoc(s) is plotted in Fig. 6, with Zd(s)
designed in the conventional way [i.e., Zd(s) = rd] and in the
proposed way [see (20)]. As can be seen, in both cases, Zoc(s)
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Fig. 7. Control scheme of an example boost-type droop-controlled converter.
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Fig. 8. Bode diagram of the output impedance Zoc(s) of the boost-type
droop-controlled converter shown in Fig. 7, using different Zd(s). With the
proposed Zd(s) [see (25)], resistive-capacitive output impedance is achieved.
is equal to rd at low frequency. However, with Zd(s) being
rd, Zoc(s) shows high magnitude, which is about 1.9 times of
rd, in medium frequency range. This Zoc(s) actually suggests
an output voltage overshoot/undershoot of 90%. To restrict
the voltage fluctuation to a lower level, for instance, 10%,
the output capacitance should be approximately increased to
9 times of the original value, that is, 1.8mF. Whereas, with
the proposed Zd(s) implemented, Zoc(s) is nearly constant
until 1 kHz. Above this frequency, Zoc(s) is dominated by the
output capacitance. As a result, the design target is achieved.
2) Boost-type converter: The Buck converter is a specific
case because its small-signal model is not influenced by the
operation point. Differently, for many other converters, their
small-signal models change with the operation point. From
this perspective, this paper aims to verify the feasibility of the
proposed design method for this kind of converter by providing
an example of boost converters. The control scheme of an
boost-type converter is shown in Fig. 7. Under an operation
point, the circuit of the boost converter can be linearized as
follows:
sL · iˆl = −(1−Dp) · vˆo + Vop · dˆ (21)
sCo · vˆo = (1−Dp) · iˆl − Ilp · dˆ− iˆo (22)
where Vop is the static output voltage, Ilp is the static inductor
current, and Dp is the static duty cycle. In steady state, the
input voltage Vin equals (1−Dp)·Vop, and the static output
current Iop equals (1−Dp)·Ilp. Then, by combining (21) and
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Fig. 9. Bode diagram of the output impedance Zoc(s) of the boost-type
droop-controlled converter shown in Fig. 7, under different operation points.
(22), the state variables iˆl and vˆo can be expressed as:
iˆl =
sCoVop+Iop
s2LCo+(1−Dp)2︸ ︷︷ ︸
Gid(s)
· dˆ+ 1−Dp
s2LCo+(1−Dp)2︸ ︷︷ ︸
Giio (s)
· iˆo (23)
vˆo =
−sLIlp + Vin
sCoVop + Iop︸ ︷︷ ︸
Gvi(s)
· iˆl + −Vop
sCoVop + Iop︸ ︷︷ ︸
Gvio (s)
· iˆo (24)
For the complete block diagram of the linearized droop-
controlled boost converter, one can refer to Fig. 4(b).
The system parameters are listed as follows: Vin = 200V,
Vo = 380V, Pn = 3kW, L = 1.6mH, Co = 160µF,
fs = 12.5 kHz, rd = 2.53V/A. Since the boost converter
is a non-minimum phase system with a right-half-plane zero
(at 2.1 kHz) in the voltage control loop, the voltage loop
bandwidth fv is expected to be 400Hz, which is about
1/5 of the frequency of the right-half-plane zero. Then, Co
is calculated as 160µF according to (2). Based on these
parameters, the current loop Ti(s) [see (7)] and the voltage
loop Tv(s) [see (9)] are designed to have zero crossings at
1.2 kHz and 400Hz, respectively. Afterwards, following (15)
and neglecting the right-half-plane pole introduced by Gvi(s)
since it is not causal, the droop impedance Zd(s) of the boost-
type DER converter can be expressed as:
Zd(s) = rd − 1/[(1−Dp)Gv(s)] (25)
The bode diagram of Zoc(s) is plotted in Fig. 8, with
Zd(s) designed in the conventional way [i.e., Zd(s) = rd]
and in the proposed way [see (25)]. When Zd(s) is designed
as pure resistance, Zoc(s) is greater than rd from 10Hz to
1 kHz. Remarkably, with the proposed Zd(s), Zoc(s) is almost
resistive at low frequency. Hence, the proposed design method
is compatible with non-minimum phase systems. satisfying
the design requirement. Furthermore, Fig. 9 shows the output
impedance under different operation points while keeping
control parameters the same. It can be seen that resistive-
capacitive output impedance is ensured in a wide range of
operating conditions.
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Fig. 10. (a) The droop impedance Zd(s), for the buck-type converter shown
in Fig. 5, based on the exact model in (20) and its simplified version in (26).
(b) The output impedance Zoc(s) with the simplified Zd(s).
B. Simplification of the proposed droop impedance
When the proposed droop impedance Zd(s) shown in (15)
is applied to a general droop-controlled converter, the transfer
function Gvio(s) and Gvi(s) should be calculated for every
kind of the converter topology. Although the calculation may
not bring too much difficulty, a concise droop impedance
Zd(s), which is independent of converter topologies, is still
more appreciated.
Fig. 10(a) depicts bode diagram of the droop impedance
Zd(s) implemented in the example of buck-type converter.
In fact, as the droop controller is only responsible for the
output impedance up to the voltage control bandwidth fv , the
design of Zd(s) can be simplified as long as it is precise until
fv . Therefore, in this example, by performing curve fitting,
the simplified version of the proposed Zd(s) is introduced as
follows:
Zd(s) =
rd
s/ωzv + 1
(26)
where ωzv is the zero of the voltage regulator Gv(s). Fig. 10(a)
also plots the bode diagram of the simplified Zd(s). Clearly,
within the voltage loop bandwidth, the difference between
the exact Zd(s) and its simplified version is minor. With the
simplified Zd(s) adopted, Fig. 10(b) shows the bode diagram
of the corresponding output impedance Zoc(s). As expected,
101 102 104
Frequency (Hz)
P
h
a
se
(d
eg
)
M
a
gn
it
u
d
e
(d
B
)
−200
−100
0
50
−50
20
101 102 104
−20
0
100
100
103
103
rd
fv
fv
−40
−150
Exact Zd(s)
Simplified Zd(s)
(a)
101 102 104
Frequency (Hz)
P
h
as
e
(d
eg
)
M
ag
n
it
u
d
e
(d
B
)
−150
0
50
−50
−10
10
101 102 104
−20
0
100
100
103
103
rd
−100
(b)
Fig. 11. (a) The droop impedance Zd(s), for the boost-type converter shown
in Fig. 7, based on the exact model in (25) and its simplified version in (26).
(b) The output impedance Zoc(s) with the simplified Zd(s).
Zoc(s) is nearly resistive in the low and medium frequency
range, presenting a satisfactory shape. Similarly, for the boost-
type converter, the proposed exact Zd(s) and its simplified ver-
sion, which is also expressed by (26), are shown in Fig. 11(a).
It can be seen that the exact Zd(s) and its simplified form
are close in shape below fv . Consequently, the corresponding
output impedance Zoc(s) presented in Fig. 11(b) is resistive
at low frequency, verifying the effectiveness of the simplified
design method.
Most importantly, the simplified Zd(s) is uniform for both
buck-type and boost-type converters and is only related to
the control parameters, so it can be easily extended to DER
converters with different topologies. Also, Fig. 10(a) and
Fig. 11(a) clearly indicate the low-pass characteristic of the
proposed droop impedance. In such a case, low-pass filters,
which are exploited in the droop loop to reject high-frequency
noises [34], can be omitted.
In summary, for a droop-controlled DER converter shown
in Fig. 4(a), in order to obtain a resistive output impedance,
the design should follow the steps below.
• In the beginning, taking account of control parameters
like the switching frequency and the control delay (in-
cluding computation time and PWM delay), a reasonable
voltage control bandwidth fv can be set;
DER converter #1
L
CoVin
io1
RL
io2
DER converter #3
L
Co
Vin
io3
BUS
CPL
iload
DER converter #2
L
CoVin
(a)
DER converter #1
CoVin
DER converter #2
Co Vin
BUS CPL
iload
il1
L L
il2
(b)
Fig. 12. Schematic diagrams of two laboratory-scale dc microgrid prototypes.
(a) Buck-based dc microgrid; (b) Boost-based dc microgrid.
• At the converter circuit level, based on the predicted fv ,
the output capacitance Co is selected according to (2);
• Then, at the controller level, the current regulator Gi(s)
and the voltage regulator Gv(s) can be designed on the
basis of the current loop gain Ti(s) and the voltage loop
gain Tv(s), respectively. The current control bandwidth
can be set at, for example, 1/10 of the switching fre-
quency, and the voltage control bandwidth can be set at
the expected value fv;
• The droop loop is installed on top of inner current and
voltage loops. The proposed droop impedance Zd(s) can
be derived from (15) and further simplified by performing
curve fitting.
In the end, it is necessary to perform an overall check
of the resulted closed-loop output impedance by analytical
expressions or by simulation results.
So far, only constant droop resistance is discussed. If
nonlinear droop resistance is implemented [10], the design
process should be repeated for different load conditions, and
control parameters including the voltage regulator and the
droop impedance should be adaptively tuned online.
IV. EXPERIMENTAL RESULTS
To experimentally verify the proposed design method, two
laboratory-scale dc microgrid prototypes are set up, as shown
in Fig. 12. One prototype includes three buck-type droop-
controlled DER converters, and the other one includes two
boost-type droop-controlled DER converters. Constant power
load, which is a typical scenario of microgrids, is also con-
sidered and is emulated by dc electronic load. The system
parameters are reported in Table I.
A. Buck-based dc microgrid
The proposed design approach is firstly applied to the buck-
based dc microgrid prototype shown in Fig. 12(a). The control
TABLE I
DER CONVERTER PARAMETERS
Parameter Symbol Buck Boost
Input voltage Vin 380V 200V
Nominal bus voltage Vo 200V 380V
Nominal Power Pn 3 kW 3kW
Inductance L 1.6mH 1.0mH
Output capacitance Co 200µF 130µF
Switching frequency fs 12.5 kHz 20 kHz
Droop resistance rd 1.33V/A 2.53V/A
structure of every buck-type DER converter is shown in Fig. 5.
Specifically, in the experimental implementation, the inductor
current, which equals the output current in steady state, is
taken as the feedback signal in the droop loop. In terms of
the design of droop controller, considering that the switching
frequency fs is 12.5 kHz and the control delay is one switching
cycle, the voltage control bandwidth is estimated at 600Hz,
that is, around 1/20 of fs. Following the design procedure, the
output capacitance is selected as 200µF according to (2). The
current loop has a crossover frequency of 1.2 kHz and a phase
margin of 55◦. The voltage loop has a crossover frequency of
600Hz and a phase margin of 60◦. The current regulator Gi(s)
is 0.03+5.7/s and the voltage regulator Gv(s) is 0.7+267/s.
1) Output impedance measurement: The actual output
impedance of one DER converter is experimentally measured
by frequency sweep. Under an steady-state operation point,
another converter injects sinusoidal small-signal perturbations
into the dc microgrid. Meanwhile, the converter under mea-
surement collects its output current and output voltage signals.
Finally, the output impedance of the converter can be calcu-
lated by performing the fast Fourier transform on the collected
data. The output impedance measurement can be automatically
completed by the Software Frequency Response Analyzer
(SFRA) functions embedded in the Texas Instruments digital
controllers [35].
Fig. 13 shows the measured output impedance with different
design principles. The actual output impedance is marked by a
series of circles from 10Hz to 5 kHz, and the analytical output
impedance is represented by the solid line. As can be seen,
the measured output impedances almost follow the analytical
ones up to 5 kHz, proving the accuracy of the modeled output
impedances.
Moreover, with Zd(s) being rd, the peak magnitude of
Zoc(s) is about 1.9 times of rd, as shown in Fig. 13(a). Herein,
only Zd(s) is designed in the classical way, while the output
capacitance and the voltage loop are appropriately designed
by following the proposed design procedure. In principle, the
magnitude of Zoc(s) can be even higher if system param-
eters are not properly chosen, for example, smaller output
capacitance is used. On the other hand, if Zd(s) is designed
in the form of (15), the magnitude of the resulted Zoc(s)
is successfully suppressed, presenting resistive characteristics
at low and medium frequency, as displayed in Fig. 13(b).
Similarly, with the simplified Zd(s) [see (26)], resistive-
capacitive output impedance is also obtained, as presented in
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Fig. 13. The measured and theoretical output impedance Zoc(s) of one
buck-type droop-controlled converter, with the droop controller designed in
different ways. (a) Zd(s) is rd; (b) The proposed Zd(s) is implemented in
the form of (15); (c) The simplified Zd(s) is employed in the form of (26).
Fig. 13(c).
2) Voltage variations under load changes: In this test,
several experiments are carried out to evaluate the dc bus
voltage variations under load changes. In every experiment,
all converters are designed in the same way, either all in the
traditional way or all in the proposed way. Fig. 14 shows
the dynamic experimental results under a constant power load
step, with all droop controllers designed in the conventional
way (i.e., Zd(s) = rd). As can be seen from Fig 14(a), when
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io3 [4.0 A/div]
(b)
Fig. 14. Experimental results under a step change of constant power load
in buck-based microgrid, with Zd(s) being rd. (a) 1.2 kW load step up.
(b) 1.2 kW load step down. In both cases, the dc bus voltage shows
large undershoot and overshoot during transient. vbus offset: 200V. Time:
10ms/div.
the load steps up, the bus voltage presents a significant sag
of 5.5V during transient. When the load steps down, similar
result can be found in Fig 14(b). Compared to the 2.9V
steady-state voltage changes, which are caused by the droop
function, the dynamic voltage variations are almost doubled.
Fig. 15 depicts the experimental results under the same
load changes, with all droop controllers designed in the
proposed way [i.e., Zd(s) follows (15)]. Remarkably, the bus
voltage undershoot and overshoot are successfully eliminated,
verifying the feasibility of the proposed design method.
Fig. 16 displays the experimental results under the same
load changes, with all droop controllers designed in the
simplified way [i.e., Zd(s) follows (26)]. In this experiment,
DER converter #3 is purposely designed with a different
voltage loop bandwidth, that is, 300Hz. According to the
proposed design procedure, its output capacitance is increased
to 400µF. Notably, the bus voltage is still tightly regulated.
Thus, the simplified design method is effective for converters
of different bandwidths.
Indeed, as the total dc bus impedance is the parallel result
of source output impedance and load input impedance, the
decrease of the output impedance of DER converters results
in the reduction of the bus impedance. Eventually, the dynamic
response of dc bus voltage is enhanced [9].
B. Boost-based dc microgrid
The proposed design approach is also applied to the boost-
based dc microgrid prototype shown in Fig. 12(b). The control
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Fig. 15. Experimental results under a step change of constant power load in
buck-based microgrid, with the proposed Zd(s) expressed as (15). (a) 1.2 kW
load step up. (b) 1.2 kW load step down. In both cases, the dc bus voltage is
tightly regulated inside the droop range. vbus offset: 200V. Time: 10ms/div.
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Fig. 16. Experimental results under a step change of constant power load
in buck-based microgrid, with the simplified Zd(s) expressed as (26). (a)
1.2 kW load step up. (b) 1.2 kW load step down. In both cases, the dc bus
voltage is tightly regulated inside the droop range. vbus offset: 200V. Time:
10ms/div.
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Fig. 17. The measurement results (circles and squares) and theoretical (solid
lines) output impedance Zoc(s) of one boost-type droop-controlled converter,
with the traditional [Zd(s) = rd] and proposed [see (26)] design.
structure of every boost-type DER converter is shown in Fig. 7.
Since the switching frequency fs is 20 kHz and the control
delay is one switching cycle, the voltage control bandwidth
is predicted at 550Hz in this test. Subsequently, the output
capacitance is chosen as 130µF according to (2). The current
loop has a crossover frequency of 2 kHz and a phase margin
of 50◦. The voltage loop has a crossover frequency of 550Hz
and a phase margin of 65◦. The current regulator Gi(s) is
0.034+ 32/s and the voltage regulator Gv(s) is 0.75+ 77/s.
The output impedance Zoc(s) of one boost-type droop-
controlled converter is experimentally measured. Fig. 17 shows
the measurement results with different design strategies. With
the traditional design [Zd(s) = rd], Zoc(s) shows higher
magnitude than rd at medium frequency. Whereas, with the
proposed design [see (26)], Zoc(s) is shaped to be resistive
at low and medium frequency and to be capacitive at high
frequency, meeting the design target.
Furthermore, the dynamic experiments under load changes
are carried out, as shown in Fig. 18. With the traditional
design, the dc bus voltage shows an unexpected dip of 6.5V
during transient, while the voltage change in steady state
is only 4V. Differently, with the proposed design, the dc
bus voltage moves to the new level without any undershoot,
demonstrating the advantage of the proposed design method.
C. Discussions
The overall impedance of a DER converter is the sum of
the converter output impedance and the transmission cable
impedance. Cable impedance can potentially induce additional
voltage drop when facing load variations, and it can deteriorate
power sharing performance, though these phenomena are not
observed in the tests presented above. To tackle these issues, a
smaller dc droop resistance should be considered in the design
process, or secondary control should be installed to adjust the
control parameters. Besides, droop control inherently leads
to the deviation of dc bus voltage from its nominal value
according to load conditions. It is necessary to add secondary
control if dc bus voltage restoration is required.
Another point worth remarking is that the dc bus voltage
shows sudden changes in case of load steps in experimental
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Fig. 18. Experimental results under a step-up change of constant power load in
boost-based microgrid. (a) Zd(s) is rd; (b) Zd(s) is designed in the proposed
form as (26). vbus offset: 380V. Time: 10ms/div.
results, challenging the system stability. To slow down the
rate of change of dc bus voltage, the possible ways include
i) increasing the physical output capacitance, ii) pushing the
voltage loop bandwidth. Apart from these two ways, other
control methods, for example, shaping the output impedance
as a large virtual capacitance, can hardly further smooth the
output voltage. This is because these control methods function
as expected only if the frequency is well below the voltage
loop bandwidth. In this case, although the output impedance
can be reduced at low frequency, a magnitude peak that is de-
termined by the output capacitance inevitably appears around
the control bandwidth, causing dramatic voltage change when
load steps.
V. CONCLUSION
This paper presents the design approach for droop-
controlled DC/DC DER converters in dc microgrids towards
resistive-capacitive output impedance, including the selection
criterion of output capacitance and the design of droop
impedance. In particular, the output capacitance is chosen
according to the voltage control bandwidth and the dc droop
resistance. The droop impedance is designed in the form
of proposed transfer functions instead of a pure resistance.
Following this design methodology, resistive-capacitive output
impedance can be obtained on a general DC/DC converter.
Consequently, the bus voltage is strictly limited in the ac-
ceptable range in case of load changes, without using bulky
output capacitance. The effectiveness of the proposed design
method has been verified by experimental results performed on
a buck-based and a boost-based laboratory-scale dc microgrid
prototype, respectively.
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